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INC: A PRECISE AND INEXPENSIVE ELECTRONIC FUSE/ELECTRONIC SWITCH SOLUT

A Precise and Inexpensive Electronic Fuse / Electronic Switch Solution

THE INVENTION AND ITS ADVANTAGES
The invention is an electronic switch and electronic fuse combination. The
electronic fuse shuts down the power to the load under the simultaneous
condition of a high current limit being exceeded and a time limit being
exceeded.
The electronic fuse portion has these features:











Functions at high voltages not normally possible with custom integrated
circuit solutions. High voltage operation is limited by the MOSFET and
matched transistor pair voltage limits. Adding a cascoaed MOSFET
driver stage and a cascaded PNP pair stage (cascaded by low power PChannel MOSFETS or PNP's) can allow for voltage inputs as high as 600
volts, limited by P-Channel MOSFET and PNP bipolar transistor
technology.
Very low cost.
Multiple vendor sources of all components.
Only 100 millivolt voltage drop at maximum rated current.
Precise Current Limit, value preset with a sense resistor.
Precise Time Limit, value preset with a resistor-capacitor pair.
An electronic fuse latch that acts much faster than the detection
circuitry to avoid unintended linear operation of the electronic switch
which may cause damaging power dissipation within the switch
transistor.
Can be turned on/off with a logic level ENABLE input.

CIRCUIT FUNCTION DESCRIPTION AND BLOCK DIAGRAM:
Figure 1 is a block diagram of the invention below this description:









The PMOS SWITCH turns on or off the load, depending on the ENABLE INPUT
logic state which controls the turn-on of the PMOS DRIVER, a level
translator circuit. Also, the PMOS switch is turned off by the
"DISABLER" when the electronic fuse has reached its limits.
The fuse function uses a LIMIT DETECTOR to sense the current and
determine if the voltage across the RSENSE resistor exceed "VMAX."
Whenever excess current is detected the LIMIT DETECTOR signals the
TIMER to check for the maximum time limit, and activate a LATCH to
"remember" that both current limit and time limit have been exceeded.
The LATCH drives the inhibiting input on the DISABLER to disable the
PMOS DRIVER, and turn off the PMOS SWITCH, thereby denying power to the
load.
The LATCH is reset whenever the ENABLE INPUT is made inactive again,
hence power cycling is required to prepare the electronic fuse for
applying power to the load.
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Figure 1: Block Diagram of E-Switch / E-Fuse
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TEST AND EVALUATION CIRCUIT
Prior to use in a product, the detailed design was simulated using LTSPICE
and a prototype evaluation circuit was built for testing.
Figure 2 shows a typical simulation which largely simulated the effect of
input offset in the differential pair transistor and variations of resistor
pair variations at their worst case tolerance settings, and such combined
simulations would help determine the accuracy of the detected current limit,
based on a chosen "VMAX" voltage (100 mV) which sets the current limit. The
simulated outputs are differential, just as they are in the circuit
implementation.

Figure 2:

Example Simulation, one of several.

The Evaluation circuit below is shown on two sections. Figure 3 shows a
simple PNP current source pair, made with a matched transistor with 2 mV
maximum offset voltage that is used along with RSENSE to measure the voltage
drop against the limits. The electronic fuse (E-Fuse) limit is set by the
resistor to ground tied to the emitter of the left-side transistor of the
matched pair. The LM393 comparator detects the current limit condition and
generates a high logic level "DETECT" signal. In Figure 4, The DETECT signal
drives the TIMER, by allowing an R-C circuit to charge to a reference value
also a comparator-based circuit. If the resistor-capacitor combination
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(which sets the time limit) reaches a reference level, the comparator output
generates a logic signal that activates the LATCH (puts it into a "set"
state). The latch is a "hook" circuit made with the LATCH1 and LATCH2
transistors, which hold each other in a turned-on state during a latched, or
set condition. The latch "set" condition drives the DISABLER transistor that
turns off the ENABLER transistor, which turns off the output switch. that
normally turns on or off the PMOS switch in an electronic switch function (ESwitch), and is controlled by the ENABLE signal whenever the LATCH is not
active. The latch is designed to react very rapidly while the response to
the output is slower so that no interaction with output stage and limit
detector can happen. The resistors and capacitors driving the DISABLER
transistor provide a delay on the order of 200 microseconds while the latch
activates in 100 nSec. The TIMER delay time for this evaluation circuit
measured 66.9 milliseconds. When the ENABLE signal is low, the LATCH CTL
transistor turns off, thereby starving current to the latch transistors and
changing the latch output from a "set" state to a "reset" state, where it
will no longer inhibit the ENABLE input turn-on function.

Figure 3:

Portion of Evaluation Circuit:
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Figure 4: Portion of Evaluation Circuit:
DRIVER(ENABLER) and PMOS SWITCH.
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CIRCUIT EVALUATION:
Below, a set of waveforms is shown to verify that the high speed of the latch
function makes for an effective design. Below screen shot, Figure 5 shows the
fast speed of the NPN/PNP latch, which is approximately 100 nSec. The probes
are arranged so that the output voltage is monitored as well as the latch
input LATCH1 collector, and the latch output LATCH2 collector. The
overcurrent condition begins long before the unmagnified traces at the top of
the picture due to the delay of the TIMER, which is in the milliseconds or
seconds range.

Figure 5:

Latch response – Approximately 100 nSec latch time.

Oscilloscope Setup:






Trigger: Normal, DC Trigger, Falling Edge Channel 4, 2.6 Volt level
Horizontal Axis: 800 uSecond per division, 200 nSec/Div magnified
Channel 1: Yellow, 10 V/Division – Voltage Output signal
Channel 2: Blue, 2.0 V/Division—LATCH2 Transistor Collector
Channel 4: Green, 2.0 V/Division –LATCH1 transistor collector
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In Figure 6 the measured delay between the latch activation and the start of
the output shutdown is measured to be 201 uSec. The unmagnified picture is
the same as Figure 5, but with 8 X versus 40000 X magnification.

Figure 6:

Latch On to Shutdown Delay Measurement.

Oscilloscope Setup:






Trigger: Normal, DC Trigger, Falling Edge Channel 4, 2.6 Volt level
Horizontal Axis: 800 uSecond per division, 100 uSec/Div magnified
Channel 1: Yellow, 10 V/Division – Voltage Output signal
Channel 2: Blue, 2.0 V/Division—LATCH2 Transistor Collector
Channel 4: Green, 2.0 V/Division –LATCH1 transistor collector
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The picture in Figure 7 shows the laboratory setup in a different test.

Figure 7: Laboratory testing with the test circuit at lower right.

Disclosed by H. Joe Tabor, HP Inc.

https://www.tdcommons.org/dpubs_series/1716

9

